## NAPC19

## FIVE-LEVEL POWER TRIM ASSEMBLY

NAUTICAL ELECTRONIC LABORATORIES LIMITED rri tantallon. hackett's cove hallfax county.nova scotia, canada
Mablel вол зло
(C) Copyright 1986 NAUTEL. All rights reserved.

## LIST OF EFFECTIVE PAGES

The list of effective pages lists the status of all pages in this manual. Pages of the original issue are identified by a zero in the Change No. column. Pages subsequently changed are identified by the date of the change number. On a changed page, the text affected by the latest change is indicated by a vertical bar in the margin opposite the changed material.

Original . . . . 15 October 1986

Total number of printed sides in this manual is 25 as listed below:

| PAGE | CHANGE <br> No. | DATE | PAGE | CHANGE |
| :--- | :---: | :--- | :--- | :--- | :--- |
| No. |  |  |  |  |

## INTRODUCTION

1. The NAPCI9 five-level power trim assembly, when used in conjunction with an NAPE 27 modulator driver module, provides the following control functions for its associated transmitter:
(a) Provision to select one of five preset output power levels, locally or remotely.
(b) Manual trim of output power level locally or remotely, provides up to a ten percent increase or a nine percent decrease from the preset output power level in one percent increments.

The NAPC19 five-level power trim assembly provides an alarm signal that indicates the power trim control circuit is at either its maximum or minimum position. It also provides outputs to indicate 'low level 1 ', 'low level 2 ', 'low level 3 ' or 'low level 4 ' has been selected. Troubleshooting and repair of the assembly is performed on a work bench independent of the associated transmitter. This document provides information necessary for a technician to understand the operation of the electrical circuits and the procedures to restore defective assemblies to a serviceable status, using tools and test equipment normally available at an AM radio station workshop. An alternative to procedures provided in this document is to utilize NAUTEL's module exchange/repair service facilities.

## 2. This paragraph has been đeleted.

## MECHANICAL CONFIGURATION

3. The NAPCI9 five-level power trim assembly utilizes a formed metal box as its chassis. Electrical connection to the associated transmitter's driver unit is by mating two mass termination assembly (MTA) connectors on a flying lead, from the driver unit, to MTA square post headers (AlJ1 and A1J2) on the assemblies printed circuit board A1. Electrical interconnection between the NAPC19 five-level power trim assembly and its associated NAPE 27 modulator driver module is by an interconnecting cable that connects to locking, miniature, hexagonal connectors on their front panels. Controls and indicators are mounted on, or accessible through the front panel of the assembly. All electrical components, except the controls and indicators on the front panel, are mounted on a printed circuit board. The NAPC19 five-level power trim assembly is secured to the associated transmitter's driver unit by two screws that pass through two holes in its base plate. Refer to figure FO-4 for assembly detail of the NAPCl9 five-level power trim assembly.

NAPC19 FIVE-LEVEL POWER TRIM ASSEMBLY OVERVIEW (see figure FO-1)
4. Figure FO-1 presents a block diagram of the NAPCl9 five-level power trim assembly. The following overview description is based on this illustration. For a more detailed description refer to paragraph 5.
4.1 POWER LEVEL SELECTOR OVERVIEW: The power level selector circuit is a control/logic circuit that interfaces the local and remote power level selectors with the circuits that determine the associated transmitter's output power level. When the associated transmitter is operating in high power, the power level selector circuit will have no influence.
4.1.1 Remote Low Power Control: With the associated transmitter set to REMOTE and LOW LEVEL SELECT switch Sl set to the RMT position, the low level control signals, including the low power control signal, are generated by the external 'low pwr' inputs at AlJl. Momentarily grounding one of the 'low pwr' inputs being applied to the power level selector circuit will produce a 'low power' control signal and also select the appropriate carrier level attenuator. The function of the 'low power' control signal is to set the associated transmitter's remote high/low relay to low and provide a 'reduce power' input signal to the power level selector circuit. Resetting the associated transmitter to high will inhibit the output of the power level selector circuit.

### 4.1.2 Local Low Power Control: With the associated transmitter set to LOCAL and LOW

 LEVEL SELECT Switch SI set to one of four low level positions, control signals from the power level selector latching relays will be inhibited. One of the four low level control signals selected by LOW LEVEL SELECT switch Sl will provide the selection of the appropriate carrier level attenuator and also one of four 'low level' status outputs for external use.4.2 MODULATION BALANCE CONTROL OVERVIEW: The modulation balance control circuit provides the reference voltage used in the carrier level and power trim attenuator circuits. A potentiometer located in the modulation balance control circuit is set to provide a reference voltage at a level required to maintain a constant modulation 'depth' at all output power levels.
4.3 POWER TRIM CONTROL OVERVIEW: The power trim control circuit provides the clock, preset and up/down inputs to up/down counter AlU13 in the power trim attenuator circuit. With the Power Trim Source switch S3 set to REMOTE, a 'remote increase' control signal will provide a one hertz clock and a down command to the power trim attenuator circuit. A 'remote decrease' control signal will provide a one hertz clock and a up command to the power trim attenuator circuit. With the Power Trim Source switch S3 set to PRESET, the power trim attenuator circuit will be set to its preset position.

NOTE
When the +15 volt de is first applied to the 'power trim control circuit, a momentary preset signal will be produced. With the Power Trim Source switch set to LOCAL, the one hertz clock command to the power trim attenuator circuit is controlled by the Power Trim switch S2.
4.4 POWER TRIM ATTENUATOR OVERVIEW: The power trim attenuator circuit provides a plus ten to minus nine percent variation in the associated transmitter's output power. This is achieved by the attenuating the 'carrier reference' signal, from the associated NAPE27 modulation driver module, by a digitally controlled attenuator network. Up/down counter AlUl3 of the power trim attenuator is controlled by the clock, preset and up/down input control signals from the power trim control circuit.
4.5 CARRIER LEVEL ATTENUATOR OVERVIEW: The carrier level attenuator circuit selects one of four variable resistors through the switching function of LOW LEVEL SELECT switch Sl. The variable resistors in the carrier level attenuator circuit are preset to provide the required 'low level $1,2,3$ or 4 ' outputs by attenuating the carrier control signal to the reference voltage established by the modulation control circuit.

## DETAILED THEORY OF OPERATION (see figures FO-2 and FO-3)

5. The following description expands on the overview presented in paragraph 4 and provides a detailed description of each function in the NAPC19 five-level power trim assembly, based on the electrical schematic depicted in figures FO-2 and FO-3.
5.1 POWER LEVEL SELECTOR DESCRIPTION: The power level selector circuit is a control/logic circuit that determines the source of low power level commands (local or remote) and generates the appropriate low power level control signals when the associated transmitter is not set to its high power level. When the associated transmitter is set to high power, the power level selector circuit will have no influence.
5.1.1 Remote Low Power Control: When an external ground potential low pwr 1, 2,3 or $4^{\prime}$ signal is applied to AlJ1-1, 2, 3 or 4, a ground potential will be applied to A1J2-8 as the 'low power' output; a ground potential will also be applied to relays AlKl and A1K2 resulting in the relays latching to their appropriate set/reset positions.
5.1.1.1 When a ground potential 'low pwr 1 ' command is applied to AlJ1-1, this ground will be passed through diode AlCR5 to AlK1-5, the set coil of latching relay A1K1, and through diode AlCR9 to AlK2-5 and the set coil of latching relay AlK2. Relays AlKl and AlK2 will latch to their set positions.

5:1.1.2 When a ground potential 'low pwr 2' command is applied to AlJ1-2, this ground will be passed through diode A1CR6 to AlK1-5, the set coil of latching relay A1K1, and through diode AlCR11 to A1K2-1 and the reset coil of latching relay A1K2. Relay AIKl will latch to its set position and relay A1K2 will latch to its reset position.
5.1.1.3 When a ground potential 'low pwr $3^{\prime}$ command is applied to A1J1-3, this ground will be passed through diode AlCR7 to AlKl-1, the reset coil of latching relay A1K1, and through diode AlCR10 to AlK2-5 and the set coil of latching relay AlK2. Relay A1K1 will latch to its reset position and relay AlK 2 will latch to its set position.
5.1.1.4 When a ground potential 'low pwr 4' command is applied to A1J1-4, this ground will be passed through diode AlCR8 to AlKl-1, the reset coil of latching relay A1K1, and through diode AlCR12 to AlK2-1 and the reset coil of latching relay AlK2. Relays AlKl and AlK2 will latch to their reset positions.
5.1.2 Remote/Local Low Power Description: When the associated transmitter's high/low power control circuits are set to low power, a +15 volt de (logic ' 1 ') 'reduce power' input will be applied to AlJl-11. A logic 'l' level will be applied to the moving contacts of latching relays AlK1 and AlK2 as the input control logic for AND gates AlUlA, AlU1B, AlUlC or AlUlD. A 'reduced power' logic 'l' level will also be applied simultaneously to one input of AND gates AlU3A, AlU3B, AlU3C and AlU3D. The section of AND gate AlUl which has a logic 'l' on both of its inputs will be determined by the set/reset status of latching relays AlKl/AlK2 (as described in paragraph 5.1.1). This gate will produce a logic ' 1 ' output while the remaining sections of AND gates AIUl will produce a logic ' 0 ' output.
5.1.2.1 When LOW LEVEL SELECT switch Sl is set to $1,2,3$ or 4 , the transmitter's preset low power level will be locally determined by the setting of LOW LEVEL SELECT switch Sl. A +15 volts de (logic ' 1 ') will be applied to an input of A1U3A from Sl-2, to A1U3B from Sl-3, to AIU3C from S1-4 or to AIU3D from Sl-5. The section of AND gate AlU3 which has a logic ' 1 ' (high) applied to both of its inputs will generate a logic ' 1 ' to one input of its respective OR gate (AlU4A/B/C or D). The logic 'l' output of the active OR gate will be passed to the carrier level attenuator circuit as a 'LL1/LL2/LL3 or LL4' control signal. The logic '1' at the output of the active OR gate will also be applied through its respective inverter (AIU5D/E/F or G) to AlJ2-1, 2, 3 or 5 representing a 'low level 1, 2, 3 or 4' control signal for external use.
5.1.2.2 When LOW LEVEL SELECT switch Sl is set to RMT, +15 volts de (logic ' 1 ') will be applied to one input of AND gates AlU2A, AlU2B, AlU2C and AIU2D from Sl-1. The transmitter's preset low power level will be remotely determined by the output status of AND gates AlUlA, AlUlB, AlUlC and AlUlD (see paragraph 5.1.2). The section of AND gate AlU3 which has a logic ' 1 ' (high) applied to both of its inputs will generate a logic ' 1 ' to one input of its respective OR gate (AlU4A/B/C or D). The logic ' 1 ' output of the active OR gate will be passed to the carrier level attenuator circuit as a 'LL1/LL2/LL3 or LL4' control signal. The logic ' 1 ' at the output of the active OR gate will also be applied through its respective inverter (A1U5D/E/F or G) to AlJ2-1, 2, 3 or 5 representing a 'low level $1,2,3$ or $4^{\prime}$ control signal for external use.

### 5.2 MODULATION BALANCE CONTROL DESCRIPTION: The modulation balance

 control circuit is comprised of MOD BAL potentiometer AIRI2 and operational amplifier AIU6A. To maintain a constant modulation 'depth' for all four power levels, the attenuation of the 'carrier reference' input at Jl-B must be to a voltage that corresponds to zero carrier output. This is achieved by establishing the MOD BAL reference at the output of A1U6A-1. MOD BAL potentiometer AlR12 is adjusted as per procedures outlined in the associated transmitter's alignment procedures to give a deflection between one-eighth and one-quarter inch (this deflection corresponds to approximately $1 / 1000$ th of the nominal rated output of the transmitter).5.3 POWER TRIM CONTROL DESCRIPTION: The power trim control circuit consists primarily of one-second clock A1U12 and its associated components. The power trim control circuit provides local or remote control of the clock, and up/down inputs to the power trim attenuator circuit. Power Trim Source switch S3 when set to PRESET also generates a control input to the power trim control circuit for the purpose of setting up the associated transmitter's output power levels.
5.3.1 Power Trim Control-Remote/Local/Preset Description: Power Trim Source switch S3 provides a selection for either a remote or local 'increase/decrease control signal for the power trim control circuit. It also provides a PRESET function for alignment procedures for the associated transmitter (see associated transmitter alignment procedures).
5.3.2 Preset Power Trim Control Description: When Power Trim Source switch S3 is set to PRESET, AIU10-2 will be at ground potential (logic ' 0 '). The output at AlUl0-3, which is applied to the 'PE' input of the up/down counter AIU13 in the power trim attenuator circuit, will be a logic 'l' level. Up/down counter AlU13 will be set to an eight count (nominal setting).
5.3.3 Remote Power Trim Control Description: When the Power Trim Source switch S3 is set to REMOTE, an external 'remote increase' (logic ' 0 ') at AlJl-10 or 'remote decrease' (logic'0') at AlJl-9 is applied to inverters AlU8A or AlU8D.
5.3.3.1 When a 'remote increase' (logic ' 0 ') at AlJI-10 is applied to AIU7B, the resultant output at AlU7B-4 will be a logic' 1 '. When the two inputs to AIU8D are a logic ' 1 ', the output of A1U8B, which is applied to pin 6 of NOR gate AlU9B, will be a logic ' 1 ' level. A logic ' 0 ' output at pin 4 of AIU9B will be applied through diode AICR17 to the 'MR' input of clock devise AIU12 while simultaneously a logic ' 0 ' will be applied from A1U7C-10 to the up/down input of AlUl3.
5.3.3.2 When a 'remote decrease' (logic '0') at A1JI-9 is applied to AlU7A, the resultant output at AlU7A-3 will be a $\log \mathrm{ic}^{\prime} 1$ '. When the two inputs to AlU8A are a $\operatorname{logic}$ ' 1 ', the output of AIU8A, which is applied to pin 1 of NOR gate A1U9A, will be a logic ' 1 ' level. A logic ' 0 ' output at pin 3 of AlU9A will be applied through diode AlCR18 to the 'MR' input of clock devise AlUl2 while simultaneously a logic ' 1 ' will be applied from AIU7C-10 to the up/down input of AlU13.
5.3.4 Local Power Trim Control Description: When the Power Trim Source switch S3 is set to LOCAL, the INCREASE (logic ' 1 ') at Al-J or 'DECREASE' (logic' ${ }^{\prime}$ ') at Al-K is controlled by spring loaded Power Trim switch S2. The resultant logic output from switch S2 (INCREASE or DECREASE) will be applied to the input of either AlU $8 \mathrm{~B}-5$ or $\mathrm{Al} 1 \mathrm{U} 8 \mathrm{C}-8$.
5.3.4.1 When spring loaded Power Trim switch S2 is set to INCREASE, a +15 volt de (logic ${ }^{\prime} 1^{\prime}$ ) at Al-K is applied to A1U8C-8. When the two inputs to AIU8C are a logic ' 1 ', the output of AIU8C, which is applied to pin 5 of NOR gate AIU9B, will be a logic ' 1 ' level. A logic ' 0 ' output at pin 4 of AIU9B will be applied through diode AICR17 to the 'MR' input of clock devise AlU12 while simultaneously a logic ' 0 ' will be applied from A1U7C-10 to the up/down input of AlUl3.
5.3.4.2 When spring loaded Power Trim switch $S 2$ is set to DECREASE, a +15 volt de (logic ' 1 ') at Al-J is applied to A1U8B-5. When the two inputs to AlU 8 B are a logic ' 1 ', the output of A1U8B, which is applied to pin 2 of NOR gate AlU9A, will be a logic 'l' level. A logic ' 0 ' output at pin 3 of AlU9A will be applied through diode AlCR18 to the AlU13-MR input of clock devise AlUl2 while simultaneously a logic ' 1 ' will be applied from AlU7C-10 to the up/down input of AlU13.
5.3.5 Power Trim Control Clock Description: When the input to AlUl2-MR is a logic ' 0 ' (active state), the 1 Hz clock reset control output at AlUl2-Q will be applied to AlU12-6. When the input to AlU12-MR is a logic ' 1 ' (inactive state), the 1 Hz clock reset control output at AlU12-Q will be inhibited.
5.4 POWER TRIM ATTEṄUATOR DESERIPTION: The power trim attenuator consists of up/down counter AlUl3, analog switches AlUllA thru AlUll-D and their associated components. Attenuation of the 'carrier reference' input is performed with the associated transmitter being controlled from a local or remote location. The power trim attenuator allows a variation of plus ten percent to minus nine percent relative to the PRESET level. Attenuation is done in a binary function with the smallest of each of the 16 steps representing approximately one percent in output power.
5.4.1 Preset-Power Trim Attenuator Description: When Power Trim Source switch S3 is set to PRESET, a ground potential (logic ' 0 ') is applied from the power trim control circuit to AlUl3-PE, a zero reference voltage at AlU13-PE sets up/down counter AlUl3 at the nominal range by generating a selected binary output to analog switch AlUll-D. AlUll-D will turn on and the 'carrier reference' input at Jl-A will be attenuated through resistor A1R24 and AlR28.
5.4.2 Increase-Power Trim Attenuator Description: A logic '0' input at AlU13-10 in conjunction with a l hertz clock input at AlU13-15 will cause up/down counter AlU 13 to count down in one step increments. This down count will continue until the increase control is removed. Should the increase control remain low until the output of AIU13 reaches '0000', the carry out signal on AlUl3-7 will inhibit the clock input via gate A1U10C, while providing a 'power trim alarm' output at A1J2-6 via AlU10B and A1U5C-14. The binary function of AlU13 will select the appropriate analog switch configuration through outputs at A1U13-Q0/Q1/Q2/Q3 and attenuate the 'carrier reference' input through A1R24 and the selected analog attenuator resistors AlR25 thru AlR28.
5.4.3 Decrease-Power Trim Attenuator Description: A logic ' 1 ' input at AlUl3-10 in conjunction with a 1 hertz clock input at AlU13-15 will cause up/down counter AlUl3 to count up in one step increments. Should the counter reach a state of 'llll', with the input to AlU13-10 high, the carry out signal at AlUl3-7 will inhibit the 'clock' input at AlU13-15 and produce a 'power trim alarm' output at AIJ2-6 via AlU10B and AlU5C-14. The binary function of AlU13 will select the appropriate analog switch configuration through outputs at AlU13-Q0/Q1/Q2/Q3 and attenuate the 'carrier reference' input at Jl-A through AlR24 and selected analog attenuator resistors AlR25 thru AlR28.
5.5 CARRIER LEVEL ATTENUATOR DESCRIPTION: The 'carrier reference' signal from associated modulator driver module NAPE27, is passed through Jl-A and buffered by AlU6B, the signal is then applied through resistor A1R24 and attenuated by an amount determined by the up/down counter AlU13. The 'carrier reference' input signal is then buffered by AlU6C and attenuated through the function of a low level attenuator network comprising A1R29 and low level O/PS potentiometers, AlR31, AlR33, A1R35 or AlR37. The low level o/ps attenuator circuit is controlled by the 'LL1', 'LL2', 'LL3' or 'LL4' inputs from the power level selector circuit.
5.5.1 LOW LEVEL O/PS-1 potentiometer AIR31 in conjunction with power MOSFET AIQ1 allows adjustment of the transmitter's 'low pwr l' rf output level; LOW LEVEL O/PS-2 potentiometer AlR33 in conjunction with power MOSFET AlQ2 allows adjustment of the transmitter's 'low pwr 2' rf output level; LOW LEVEL O/PS-3 potentiometer AlR35 in conjunction with power MOSFET A1Q3 allows adjustment of the transmitter's 'low pwr 3' rf output level and LOW LEVEL O/PS-4 potentiometer AIR37 in conjunction with power MOSFET AlQ4 allows adjustment of the transmitter's 'low pwr 4' rf output level. When the transmitter is in the high power state, no attenuation occurs across A1R29. The signal is then buffered by A1U6D and applied through J1-B to the NAPE27 modulator driver module as a pulse-width modulator control signal.

## NOTE

The low level potentiometers allow the low level outputs to be set between zero percent and eighty percent of the high output level. Where it is necessary to have a low level greater than eighty percent of the high output, the values of A1R29 and/or the associated LOW LEVEL O/PS potentiometers may be changed.

## TROUBLESHOOTING

6. Troubleshooting NAPC19 five-level power trim assemblies that are defective, or suspect of being defective, consists of performing a visual inspection and then conducting a functional test to isolate the defective components.
6.1 TEST EQUIPMENT AND SPECIAL TOOLS: The test equipment required is listed in table 1. There are no special tools required.
6.2 REMOVAL OF NAPC19 FIVE-LEVEL POWER TRIM ASSEMBLY: To remove the NAPC19 five-level power trim assembly from a transmitter for visual inspection and testing, it is necessary to remove the mounting screws fastening it to the driver unit assembly. These screws are accessible by removing the modulator module directly below the NAPC19, or in the case of an AMPFET 1 transmitter, by removing the control panel.

## NOTE

Follow normal safety procedures before removing the appropriate unit. Refer to associated transmitter's technical instruction manual.
6.3 VISUAL INSPECTION: It is recommended that a visual inspection be performed on the NAPC19 five-level power trim assembly before conducting electrical tests. Inspect for the follo wing:
(a) Inspect all electrical components for evidence of overheating or physical damage.
(b) Inspect all solder connections for good mechanical bond and adequate solder.
(c) Verify that no wiring insulation is damaged.
(d) Verify that wire strands of wiring conductors are not broken or otherwise damaged.
(e) Verify the chassis and printed circuit board is free from solder slivers and other conductive foreign objects.
(f) Verify all integrated circuit devices are installed and firmly seated in their sockets.
(g) Verify all fastening hardware is securely tightened.
6.4 FUNCTIONAL TEST: Functional testing of the NAPC19 five-level power trim assembly is the recommended first step in troubleshooting a defective assembly. It also verifies the assembly is operating within design limits after corrective action has been taken. Assemblies that meet the requirements of the functional test may be considered to be operating satisfactorily and returned to service.

NOTE
Final adjustment of the NAPC19 five-level power trim assembly is performed with the assembly installed in its associated transmitter. In particular, it may be necessary to adjust MOD BAL potentiometer AlRl2 after the assembly has been installed in the transmitter.
6.4.1 Preparation for Test: Prepare the NAPC19 five-level power trim assembly for test as follows:
(a) Verify the visual inspection has been completed.
(b) Connect the assembly to be tested to the test setup shown in figure 1.
(c) Set NAPC19 assembly switches as follows:
(i) - Power Trim Source (S3) to PRESET
(ii) - Power Trim (S2) to OFF
(iii) - LOW LEVEL SELECT (SI) to RMT
(d) Connect digital multimeter to AlU6A-1 ( + ) and chassis ground ( - ).
(e) Measure and record de voltage indication on digital multimeter mentioned in step (d).

### 6.4.2 Modulation Balance Control Test: Check the modulation balance control function as

follows:
(a) Adjust the MOD BAL potentiometer A1R12 fully clockwise.
(b) Simultaneously monitor the indication at A1U6A-1 while slowly adjusting MOD BAL potentiometer AlR12 fully counterclockwise.
(c) Digital multimeter indication in step (b) shall be a smooth transition from 5.5 volts de to 9.5 volts dc.
(d) Set MOD BAL potentiometer AlRl2 for a 7.5 volts de indication on digital multimeter at A1U6A-1.
(e) Remove digital multimeter from A1U6-1 and reconnect multimeter to 'PWM control' at Jl-B.
(f) Adjust Rl of the test setup to give 6.0 volts dc indication on digital multimeter connected at JI-B.
6.4.3 Power Trim Test: Check the remote/local operation of the power trim function as follows:
(a) Connect digital multimeter between AlJ2-6 (+) and chassis ground (-).
(b) Digital multimeter indication shall be a nominal +15 volts dc.
(c) Set Power Trim Source switch S3 to REMOTE.
(d) Connect digital multimeter between $\mathrm{Jl}-\mathrm{B}(+)$ and chassis ground ( - ).
(e) Record digital multimeter indication (should be 6.0 volts dc).
(f) Simultaneously monitor digital multimeter indication and connect a ground to AlJl-10.
(g) Digital multimeter indication shall decrease in eight 0.01 volt steps and remain constant at 5.92 volts dc. [ 0.08 volts de less than voltage recorded in step (e)].
(h) Connect digital multimeter between A1J2-6 (+) and chassis ground ( - ).
(i) Digital multimeter indication shall be a nominal zero volts.
(j) Connect digital multimeter between $\mathrm{Jl}-\mathrm{B}(+)$ and chassis ground ( - ).
(k) Remove ground, connected in step (f), from AlJl-10 and note digital voltmeter indication at $\mathrm{Jl}-\mathrm{B}$ remains constant at 5.92 volts dc.
(1) Simultaneously monitor digital multimeter indication and connect a ground to AlJ1-9.
(m) Digital multimeter indication shall increase in fifteen 0.01 volt steps and remain constant at 6.07 volts dc. [ 0.07 volts de more than voltage recorded in step (e)].
(n) Connect digital multimeter between A1J2-6 (+) and chassis ground ( - ).
(o) Digital multimeter indication shall be a nominal zero volts.
(p) Connect digital multimeter between $\mathrm{Jl}-\mathrm{B}(+)$ and chassis ground ( - ).
(q) Remove ground, connected in step (1), from AlJl-9 and note digital voltmeter indication at Jl-B remains constant at 6.07 volts dc.
(r) Set Power Trim Source switch S3 to PRESET.
(s) Digital multimeter indication shall go to the voltage recorded in step (e) ( 6.0 volts dc).
(t) Set Power Trim Source switch S3 to LOCAL.
(u) Simultaneously monitor digital multimeter indication and hold Power Trim switch S2 in its spring-loaded IN CREASE position (S2-5).
(v) Digital multimeter indication shall decrease in 0.01 volt steps and remain constant at 5.92 voits dc after the eighth step ( 0.08 volts dc less than voltage recorded in step (e).
(w) Release Power Trim switch S2 and note digital voltmeter indication remains constant at 5.92 volts dc.
(x) Simultaneously monitor digital multimeter indication and hold Power Trim switch S2 in its spring-loaded DECREASE position (S2-1).
(y) Digital multimeter indication shall increase in 0.01 volt steps and remain constant at 6.07 volts de after the fifteenth step ( 0.07 volts de more than voltage recorded in step (e).
(z) Release Power Trim switch S2 and note digital voltmeter indication remains constant at 6.07 volts dc.
(aa) Disconnect digital multimeter from Jl-B.
6.4.4 Local 'Low Level I' Test: Check the local 'low level l' function as follows:
(a) Verify the NAPC19 five-level power trim assembly is connected as detailed in paragraph 6.4.1.
(b) Connect the +15 volt dc power supply between AlJl-11 (+) and chassis ground ( - ).
(c) Set LOW LEVEL SELECT switch Sl to position 'l' (this corresponds to local selection of 'low level ${ }^{\prime}$ ').
(d) Record the voltage indication on digital multimeter connected at Jl-B.
(e) Simultaneously monitor the voltage indication on digital multimeter connected at Jl-B while slowly adjusting LOW LEVEL O/PS-1 potentiometer A1R31 fully clockwise.
(f) Digital multimeter indication in step (e) shall be a maximum of 6.2 volts dc.
(g) Simultaneously monitor the voltage indication at Jl-B while slowly adjusting LOW LEVEL O/PS-1 potentiometer A1R31 fully counterclockwise.
(h) Digital multimeter indication mentioned in step (g) shall be a minimum of 7.4 volts dc.
(i) Monitor digital multimeter connected at JI-B and set LOW LEVEL O/PS-1 potentiometer AlR3l for an indication that was previously recorded in step (d).
6.4.5 Local 'Low Level 2' Test: Check the local 'low level 2 ' function as follows:
(a) Set LOW LEVEL SELECT switch S1 to position '2' (this corresponds to local selection of 'low level 2 ').
(b) Repeat steps 6.4.4(d) thru 6.4.4(i), adjusting LOW LEVEL O/PS-2 potentiometer AlR33 rather than AlR 31 potentiometer.
6.4.6 Local 'Low Level 3' Test: Check the local 'low level $3^{\prime}$ function as follows:
(a) Set LOW LEVEL SELECT switch Sl to position '3' (this corresponds to local selection of 'low level $3^{\prime}$ ).
(b) Repeat steps 6.4.4(d) thru 6.4.4(i), adjusting LOW LEVEL O/PS-3 potentiometer AlR35 rather than AlR 31 potentiometer.
6.4.7 Local 'Low Level 4' Test: Check the local 'low level 4' function as follows:
(a) Set LOW LEVEL SELECT switch Sl to position '4' (this corresponds to local selection of 'low level 4').
(b) Repeat steps 6.4.4(d) thru 6.4.4(i), adjusting LOW LEVEL O/PS-4 potentiometer AlR 37 rather than AlR 31 potentiometer.
6.4.8 Remote Low Level Test: Check the remote low level functions as follows:
(a) Set LOW LEVEL SELECT switch Sl to RMT.
(b) Remove the +15 volt de power supply from AlJl-ll and reconnect power suppy as shown for test setup in figure ' 1 '.
(c) Digital multimeter indication at JI-B will be 6.0 volts dc (corresponding to high carrier level).
(d) Disconnect digital multimeter from Jl-B.
(e) Connect positive lead of digital multimeter to AlJ2-1, AlJ2-2, A1J2-3 and AlJ2-5 respectively and chassis ground ( - ).
(f) Digital multimeter indications will be a nominal +15 volts dc for each reading obtained in step (e).
(g) Connect the +15 volt dc power supply between AlJl-11 (+) and chassis ground ( - ).
(h) Connect digital multimeter between $\mathrm{Jl}-\mathrm{B}(+)$ and chassis ground ( - ).
(i) Momentarily apply a ground to 'low pwr I' input at AlJl-1.
(j) Digital multimeter indication on $J 1-B$ should be that recorded in paragraph 6.4.4(d) (corresponding to 'low level 1').
(k) Disconnect digital multimeter from $\mathrm{J} 1-\mathrm{B}$ and connect multimeter between A1J2-1 (+) and chassis ground (-).
(1) Digital multimeter indication at A1J2-1 shall be zero volts.
(m) Disconnect digital multimeter from A1J2-1 and connect multimeter between $\mathrm{J} 1-\mathrm{B}(+)$ and chassis ground (-).
(n) Momentarily apply a ground to 'low pwr 2' input at AlJ1-2.
(o) Digital multimeter indication on J1-B should be that recorded in paragraph 6.4.5(d) (corresponding to 'low level 2 ').
(p) Disconnect digital multimeter from $\mathrm{Jl}-\mathrm{B}$ and connect multimeter between AlJ2-2 (+) and chassis ground (-).
(q) Digital multimeter indication at AIJ2-2 shall be zero volts.
(r) Disconnect digital multimeter from AlJ2-2 and connect multimeter between $\mathrm{Jl}-\mathrm{B}(+)$ and chassis ground (-).
(s) Momentarily apply a ground to 'low pwr 3' input at AlJl-3.
(t) Digital multimeter indication on $\mathrm{Jl}-\mathrm{B}$ should be that recorded in paragraph 6.4.6(d) (corresponding to 'low level $3^{\prime}$ ).
(u) Disconnect digital multimeter from J1-B and connect multimeter between AlJ2-3 (+) and chassis ground ( - ).
(v) Digital multimeter indication at AlJ2-3 shall be zero volts.
(w) Disconnect digital multimeter from A1J2-3 and connect multimeter between $\mathrm{Jl}-\mathrm{B}(+)$ and chassis ground ( - ).
(x) Momentarily apply a ground to 'low pwr 4' input at AlJl-4.
(y) Digital multimeter indication on Jl-B should be that recorded in paragraph 6.4.7(d) (corresponding to 'low level 4').
(z) Disconnect digital multimeter from JI-B and connect multimeter between AlJ2-5 (+) and chassis ground ( - ).
(aa) Digital multimeter indication at A1J2-5 shall be zero volts.
6.5 COMPLETION OF TESTS: NAPC19 five-level power trim assemblies that meet all requirements of paragraph 6.4 and may be considered to be satisfactory and returned to service. Upon installation in the transmitter, it may be necessary to realign assembly controls to meet the operational requirements of the transmitter. Refer to the installation and calibration procedures of the associated transmitter's technical instruction manual.
6.6 INSERVICE ALIGNMENT OF MOD BAL: Due to variations within individual transmitters, it may be necessary to realign MOD BAL potentiometer AlR12 after the assembly has been installed.
(a) Switch on transmitter and set LOW LEVEL SELECT switch Sl to position '3' (low level 2).
(b) Adjust LOW LEVEL O/PS potentiometer AlR33 fully counterclockwise for a minimum output power.
(c) The indicated output power should give a deflection of between one-quarter and one-eighth inch on the forward power meter in its lowest range. If this is the case, no adjustment of MOD BAL potentiometer AlR12 is necessary.
(d) Should the deflection on the FWD PWR meter be greater than one-quarter inch, adjust MOD BAL potentiometer AlR12 until a deflection between one-eighth and one-quarter inch is achieved.
(e) Should the MOD DRIVE alarm turn on, adjust MOD BAL potentiometer A1R12 by one-quarter turn and reset the transmitter, if necessary.
(f) Repeat steps (c) thru (e) until a deflection of one-eighth to one-quarter inch is achieved with no mod drive alarm.
(g) The transmitter should now be ready for normal operation. However, it may be necessary to readjust output level controls following realignment of MOD BAL potentiometer AlRI2.

## REPAIR

7. There are no special repair procedures for the NAPC five-level power trim assembly other than normal precautions to be observed when handling CMOS devices. Gain access to the printed wiring side of printed circuit board Al by removing four countersunk screws on the outside of the chassis and swinging the printed circuit board on its cable harness without removing the interconnecting wires. Upon reassembly, ensure wires are not pinched when the screws are tightened.

Table 1 Test Equipment

| NOMENCLATURE | PART, MODEL, OR TYPE NUMBER (EQUIVALENTS MAY BE USED) |
| :---: | :---: |
| Digital Multimeter | $31 / 2$ digit, ac and dc volts ohms and amps, $\pm 0.5$ \% accuracy, Beckman 3010 |
| Oscilloscope | $\begin{aligned} & 15 \mathrm{MHz} \\ & \text { Tektronix Model T922 } \end{aligned}$ |
| 15 Vde Power Supply | 15 volts dc, I ampere |
| 24 Vde Power Supply | 24 volts dc, 1 ampere |
| Resistor | 7-1000 ohms |
| Potentiometer | 1-1000 ohms |
| Clip leads |  |

Table 2 Wiring List - NAPC19 Five-Level Power Trim Assembly


Table 3 NAPC19 Reference Designation Index

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | NAME OF PART AND DESCRIPTION | NAUTEL's PART NO. | $\begin{gathered} \text { JAN, MIL } \\ \text { OR } \\ \text { MFR PART NO. } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| - | Five-Level Power Trim Assembly | NAPC19 | 139-3140 |
| A1 | Five-Level Power Trim PCB Assembly | 139-3144 | 139-3144 |
| AlCl | Capacitor, Ceramic, 0.1uF 10\%, 100V | CCG07 | CKR06BX104KL |
| AlC2 | Capacitor, Tantalum, 6.8uF 10\%, 35V | CCP19 | CSR 13F685KM |
| AlC3 | Capacitor, Ceramic, 0.1uF 10\%, 100V | CCG07 | CKR06BX104KL |
| AlC4 | Capacitor, Ceramic, 0.001uF 10\%, 200V | CCGO1 | CKR05BX102KL |
| AlC5 | Capacitor, Ceramic, 0.001 l F 10\%, 200 V | CCGO1 | CKR05BX102KL |
| AlC6 | Capacitor, Ceramic, $0.01 \mathrm{uF} 10 \%, 100 \mathrm{~V}$ | CCG04 | CKR05BX103KL |
| A1C7 | Capacitor, Mica, 1000pF 2\%, 500V | CB37 | CM06FDI02G03 |
| AIC8 | Capacitor, Tantalum, 1.0uF 10\%, 50V | CCP24 | CSRT3G105KM |
| AlC9 | Capacitor, Ceramic, 0.01uF 10\%, 100V | CCG04 | CKR05BX103KL |
| AICR1 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| A1CR2 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR3 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR 4 | Diode, General Purpose, Small Signal | QAP29 | IN4938 |
| AICR5 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AlCR6 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR7 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR8 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR9 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR10 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR11 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR12 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICRI3 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR14 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR15 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR 16 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR17 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| AICR18 | Diode, General Purpose, Small Signal | QAP29 | 1N4938 |
| A1J1 | MTA, Square Post Header Assy, 12-pin | JU21 | 1-640383-2 |
| A1J2 | MTA, Square Post Header Assembly, 8-Pin | Ju08 | 640383-8 |
| Alk 1 | Relay, Latching, 24 Vdc Coil | KB20 | G2NK-2124P-DC24 |
| AlK2 | Relay, Latching, 24Vdc Coil | KB20 | G2NK-2124P-DC24 |
| A101 | Transistor, Field Effect, $N$ Channel | QA36 | IRFFI12 |
| A102 | Transistor, Field Effect, $N$ Channel | QA36 | IRFF112 |
| ATQ3 | Transistor, Field Effect, $N$ Channel | QA36 | IRFF112 |
| AIQ4 | Transistor, Field Effect, N Channel | QA36 | IRFF112 |
| AIR1 | Resistor, Film, 100 K ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP17 | RL20S104G |
| AlR2 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP 17 | RL20S104G |
| AlR3 | Resistor, Film, 100 K ohms, $2 \% \mathrm{l} / 2 \mathrm{~W}$ | RAP 17 | RL20S104G |
| AlR 4 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP 17 | RL20S104G |
| A 1R5 | Resistor, Film, 100 K ohms, $2 \%$ 1/2W | RAP 17 | RL20S104G |
| A 1R6 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP 17 | RL20S104G |
| AlR7 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| AlR8 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP 17 | RL20S104G |
| AlR9 | Resistor, Film, 100K ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP 17 | RL20S 104G |
| ATR10 | Resistor, Film, 10K ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP13 | RL20S103G |

Table 3 NAPC19 Reference Designation Index

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | NAME OF PART AND DESCRIPTION | NAUTEL's PART NO. | $\begin{gathered} \text { JAN, MIL } \\ \text { OR } \\ \text { MFR PART NO. } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| AIR11 | Resistor, Film, lok ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP13 | RL20S103G |
| AIR12 | Resistor, Variable, 10 K ohms, 3/4W | RW32 | 43P103 |
| AlR13 | Resistor, Film, 100 K ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP 17 | RL20S104G |
| A PR14 | Resistor, Film, 100 K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| ATR 15 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| AIR16 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| A1R17 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| AIR 18 | Resistor, Film, 100 K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| ATR19 | Resistor, Film, 100K ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP 17 | RL20S104G |
| AlR20 | Resistor, Film, 100K ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP17 | RL20S104G |
| AlR21 | Resistor, Film, l00K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| AlR22 | Resistor, Film, 5600 ohms, $2 \%$ 1/2W | RAP 12 | RL20S562G |
| AlR23 | Resistor, Film, 10 K ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP 13 | RL20S103G |
| AlR24 | Resistor, Film, 680 ohms, $2 \%$ 1/2W | RC35 | RL20S681G |
| AlR25 | Resistor, Film, 100 K ohms, $1 \% 1 / 2 \mathrm{~W}$ | RP28 | M22D-100K Ohms-1\% |
| AlR26 | Resistor, Film, 49.9K ohms, $1 \% 1 / 2 \mathrm{~W}$ | RS32 | RN60D4992F |
| AlR27 | Resistor, Film, 24.9K ohms, $1 \% 1 / 2 \mathrm{~W}$ | RS33 | RN6002492F |
| AlR28 | Resistor, Film, 12.4 K ohms, 1\% 1/2W | RQ29 | M22D-12.4K Ohms-1\% |
| AlR29 | Resistor, Film, 1000 ohms, $2 \%$ 1/2W | RAP09 | RL20S102G |
| AlR30 | Resistor, Film, 100 K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| A1R31 | Resistor, Variable, 10 K ohms, $3 / 4 \mathrm{~W}$ | RW32 | 43P103 |
| A1R32 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| AlR33 | Resistor, Variable, 10 K ohms, $3 / 4 \mathrm{~W}$ | RW32 | 43P103 |
| AlR34 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| A1R35 | Resistor, Variable, 10K ohms, 3/4W | RW32 | 43P103 |
| A 1R35 | Resistor, Film, 100 K ohms, $2 \%$ 1/2W | RAP17 | RL20S104G |
| AlR37 | Resistor, Variable, 10 K ohms, 3/4W | RW32 | 43P103 |
| A 1R38 | Resistor, Film, 330 ohms, $2 \% 1 / 2 \mathrm{~W}$ | RAP07 | RL20S331G |
| A 1 R39 | Resistor, Film, 5600 ohms, $2 \%$ 1/2W | RAP 12 | RL20S562G |
| AlU1 | IC, CMOS, Quad, 2-input AND Gates | UB20 | MC14081BAL |
| AlU2 | IC, CMOS, Quad, 2-input AND Gates | UB20 | MC14081BAL |
| Alu3 | IC, CMOS, Quad, 2-input AND Gates | UB20 | MC14081BAL |
| AlU4 | IC, CMOS, Quad, 2-input OR Gates | UB22 | MC14071BAL |
| Alu5 | IC, Transistor Array, 7 Darlingtons | UL15 | ULN2004A |
| AlU6 | IC, Operational Amplifiers, Quad | UC15 | MC3403L |
| AlU7 | IC, CMOS, Quad, 2-input NAND Gates | UB03 | MC14011BAL |
| Alu8 | IC, CMOS, Quad, 2 -input AND Gates | UB20 | MC14081BAL |
| Alu9 | IC, CMOS, Quad, 2-input NOR Gates | UB01 | MC14001BAL |
| AlU10 | IC, CMOS, Quad, 2-input NAND Gates | UB03 | MC14011BAL |
| AlUl1 | IC, CMOS, Quad, Analog Switch | UB10 | MC14066BAL |
| AlU12 | IC, CMOS, Oscillator/Timer | UB12 | MC14541BAL |
| Alul3 | IC, CMOS, Binary Up/Down Counter | UC10 | MC14516BAL |
| AlxU1 | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| AlXU2 | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| A1 $\times \cup 3$ | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| AlXU4 | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| A1 XU5 | Socket, Integrated Circuit, 16-pin | UC03 | 640358-1 |

Table 3 NAPC19 Reference Designation Index

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | NAME OF PART AND DESCRIPTION | NAUTEL's <br> PART NO. | $\begin{aligned} & \text { JAN, MIL } \\ & \text { OR } \\ & \text { MFR PART NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| AlXU6 | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| ATXU7 | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| A1 XU8 | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| A1×U9 | Socket, Integrated Circuit, 14-p in | UCO2 | 640357-1 |
| A1xU10 | Socket, Integrated Circuit, 14-pin | UCO2 | 640357-1 |
| Alxul1 | Socket, Integrated Circuit, 14-pin | UC02 | 640357-1 |
| AlXU12 | Socket, Integrated Circuit, 14-pin | UC02 | 640357-1 |
| AlXU13 | Socket, Integrated Circuit, 16-p in | UCO3 | 640358-1 |
| J1 | Connector, 7-pin, Panel Mount | J001 | 126-198 |
| S1 | Switch, Rotary, Miniature, 2P5P | SCPO2 | MRB-2-5S |
| S2 | Switch, Toggle Momentary 2PDT | SC20B | MST-205S |
| S3 | Switch, Toggle, 2PDT, Centre Off | SA22B | MST-205P |

Table 4 NAPC19 Parts Per Unit Index

| NAUTEL's PART NO. | NAME OF PART AND DESCRIPTION | $\begin{aligned} & \text { JAN, MIL } \\ & \text { OR } \\ & \text { MFR PART NO. } \end{aligned}$ | $\begin{aligned} & \text { OEM } \\ & \text { CODE } \end{aligned}$ | $\begin{aligned} & \text { TOTAL } \\ & \text { IDENT } \\ & \text { PARTS } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| NAPC19 | Five-Level Power Trim Assembly | 139-3140 | 37338 | - |
| 139-3144 | Five-Level Power Trim PCB Assembly | 139-3144 | 37338 | 1 |
| CB37 | Capacitor, Mica, 1000pF 2\%, 500V | CM06FD102G03 | 14655 | 1 |
| CCG01 | Capacitor, Ceramic, 0.001 uF 10\%, 200 V | CKR05BX102KL | 56289 | 2 |
| CCGO4 | Capacitor, Ceramic, 0.01 uF 10\%, 100V | CKR05BX103KL | 56289 | 2 |
| CCG07 | Capacitor, Ceramic, 0.1 l F 10\%, 100 V | CKR06BX104KL | 56289 | 2 |
| CCP19 | Capacitor, Tantalum, 6.8uF 10\%, 35V | CSR 13F685KM | 56289 | 1 |
| CCP24 | Capacitor, Tantalum, 1.0uF 10\%, 50 V | CSR13GI05KM | 56289 | 1 |
| J001 | Connector, 7-pin, Panel Mount | 126-198 | 02660 | 1 |
| Ju08 | MTA, Square Post Header Assembly, 8-Pin | 640383-8 | 09482 | 1 |
| JU21 | MTA, Square Post Header Assy, 12-pin | 1-640383-2 | 09482 | 1 |
| KB20 | Relay, Latching, 24Vdc Coil | G2NK-2124P-DC24 | 34361 | 2 |
| QA36 | Transistor, Field Effect, $N$ Channel | IRFFI12 | 81483 | 4 |
| QAP29 | Diode, General Purpose, Small Signal | 1N4938 | 01295 | 18 |
| RAP07 | Resistor, Film, 330 ohms, $2 \% 1 / 2 \mathrm{~W}$ | RL20S331G | 36002 | 1 |
| RAP09 | Resistor, Film, 1000 ohms, $2 \%$ 1/2W | RL20S102G | 36002 | 1 |
| RAP 12 | Resistor, Film, 5600 ohms, 2\% 1/2W | RL20S562G | 36002 | 2 |
| RAP13 | Resistor, Film, 10K ohms, $2 \%$ 1/2W | RL20S103G | 36002 | 3 |
| RAP 17 | Resistor, Film, 100K ohms, $2 \%$ 1/2W | RL20S104G | 36002 | 22 |
| RC35 | Resistor, Film, 680 ohms, $2 \% 1 / 2 \mathrm{~W}$ | RL20S681G | 36002 | I |
| RP28 | Resistor, Film, 100 K ohms, $1 \% 1 / 2 \mathrm{~W}$ | M22D-100K Ohms -1\% | 36002 | 1 |
| RQ29 | Resistor, Film, 12.4 K ohms, $1 \% 1 / 2 \mathrm{~W}$ | M22D-12.4K Ohms-1\% | 36002 | 1 |
| RS32 | Resistor, Film, 49.9K ohms, $1 \% 1 / 2 \mathrm{~W}$ | RN60D4992F | 36002 | 1 |
| RS33 | Resistor, Film, 24.9 K ohms, $1 \% 1 / 2 \mathrm{~W}$ | RN6002492F | 36002 | 1 |
| RW32 | Resistor, Variable, 10 K ohms, 3/4W | 43P103 | 02111 | 5 |
| SA22B | Switch, Toggle, 2PDT, Centre Off | MST-205P | 95146 | 1 |
| SC20B | Switch, Toggle Momentary 2PDT | MST-205S | 95146 | 1 |
| SCP02 | Switch, Rotary, Miniature, 2P5P | MRB-2-5S | 95146 | 1 |
| UBO1 | IC, CMOS, Quad, 2-input NOR Gates | MC14001BAL | 04713 | 1 |
| UB03 | IC, CMOS, Quad, 2-input NAND Gates | MC14011BAL | 04713 | 2 |
| UB10 | IC, CMOS, Quad, Analog Switch | MC14066BAL | 04713 | 1 |
| UB12 | IC, CMOS, Oscillator/Timer | MC14541BAL | 04713 | 1 |
| UB20 | IC, CMOS, Quad, 2-input AND Gates | MC14081BAL | 04713 | 4 |
| UB22 | IC, CMOS, Quad, 2-input OR Gates | MC14071BAL | 04713 | 1 |
| UC02 | Socket, Integrated Circuit, 14-pin | 640357-1 | 00779 | 11 |
| UC03 | Socket, Integrated Circuit, 16-p in | 640358-1 | 00779 | 2 |
| UC10 | IC, CMOS, Binary Up/Down Counter | MC14516BAL | 04713 | 1 |
| UC15 | IC, Operational Amplifiers, Quad | MC3403L | 04713 | 2 |



Figure 1 Test Setup


Fgure FO-3 Electrical Schematic-NAPC1 9 Five-Level Power Trim Assembly (Sheet 2 of 2)

(O)


